13 lines
382 B
Plaintext
13 lines
382 B
Plaintext
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2024 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
`verilator_config
|
||
|
|
|
||
|
|
// Turn tracing off for all scopes by default
|
||
|
|
tracing_off -scope "*" -levels 0
|
||
|
|
// Turn it back on only for *.mid_b.* and below
|
||
|
|
tracing_on -scope "*.mid_b.*" -levels 0
|