2022-10-22 22:03:42 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
|
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
|
|
|
// any use, without warranty, 2022 by Wilson Snyder.
|
|
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
2025-09-13 15:28:43 +02:00
|
|
|
module t;
|
2022-10-22 22:03:42 +02:00
|
|
|
|
|
|
|
|
logic [31:0] o;
|
|
|
|
|
|
|
|
|
|
initial begin
|
|
|
|
|
o = {0 {1'b1}}; // Bad 0 rep
|
|
|
|
|
o = {$test$plusargs("NON-CONSTANT") {1'b1}}; // Bad non-constant rep
|
|
|
|
|
$stop;
|
|
|
|
|
end
|
|
|
|
|
endmodule
|