2019-11-01 00:34:13 +01:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2020-03-21 16:24:24 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
|
|
|
// any use, without warranty, 2019 by Wilson Snyder.
|
|
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
2019-11-01 00:34:13 +01:00
|
|
|
|
|
|
|
|
//bug1577
|
|
|
|
|
|
|
|
|
|
module t;
|
|
|
|
|
always @ c.a c:h;
|
|
|
|
|
endmodule
|
