27 lines
565 B
Systemverilog
27 lines
565 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2025 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
typedef int T;
|
||
|
|
|
||
|
|
module test;
|
||
|
|
|
||
|
|
task t1;
|
||
|
|
input [15:0] bad1;
|
||
|
|
shortint bad1; // <--- Error (type doesn't match above)
|
||
|
|
endtask
|
||
|
|
|
||
|
|
task t2;
|
||
|
|
input [31:0] bad2;
|
||
|
|
T bad2; // <--- Error (type doesn't match above)
|
||
|
|
endtask
|
||
|
|
|
||
|
|
task t3;
|
||
|
|
input [7:0] bad3;
|
||
|
|
reg [3:0] bad3; // <--- Error (type doesn't match above)
|
||
|
|
endtask
|
||
|
|
|
||
|
|
endmodule
|