2023-01-19 03:48:06 +01:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
|
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
|
|
|
// any use, without warranty, 2023 by Wilson Snyder
|
|
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
module t;
|
|
|
|
|
function void func();
|
|
|
|
|
int a[2];
|
|
|
|
|
begin
|
|
|
|
|
int t;
|
|
|
|
|
end
|
|
|
|
|
foreach (a[i]) begin
|
|
|
|
|
end
|
2023-06-06 16:24:42 +02:00
|
|
|
begin
|
|
|
|
|
int x;
|
|
|
|
|
end
|
2023-01-19 03:48:06 +01:00
|
|
|
endfunction
|
|
|
|
|
endmodule
|