verilator/test_regress/t/t_event_method_bad.v

16 lines
297 B
Systemverilog
Raw Normal View History

2024-04-28 18:52:25 +02:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2024 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
module t;
2024-04-28 18:52:25 +02:00
event e1;
initial begin
e1.bad_method();
end
endmodule