19 lines
375 B
Systemverilog
19 lines
375 B
Systemverilog
|
// DESCRIPTION: Verilator: Dotted reference that uses another dotted reference
|
||
|
|
// as the select expression
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2024 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module t (/*AUTOARG*/
|
||
|
|
// Inputs
|
||
|
|
a
|
||
|
|
);
|
||
|
|
input a;
|
||
|
|
sub sub ();
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module sub;
|
||
|
|
reg svar;
|
||
|
|
endmodule
|