2017-10-11 00:44:10 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2020-03-21 16:24:24 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
|
|
|
// any use, without warranty, 2017 by Wilson Snyder.
|
|
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
2017-10-11 00:44:10 +02:00
|
|
|
|
|
|
|
|
//`define TARGET_PACKAGE
|
|
|
|
|
|
|
|
|
|
`define TARGET_PACKAGE_```TARGET_PACKAGE
|
