10 lines
276 B
Plaintext
10 lines
276 B
Plaintext
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2024 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
`verilator_config
|
||
|
|
hier_block -module "detail_code"
|
||
|
|
hier_block -module "sub_top"
|