verilator/test_regress/t/t_bitsel_const_bad.v

19 lines
471 B
Systemverilog
Raw Normal View History

2012-05-08 23:41:42 +02:00
// DESCRIPTION: Verilator: Test of select from constant
//
// This tests issue #508, bit select of constant fails
2012-05-08 23:41:42 +02:00
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2012 by Jeremy Bennett.
// SPDX-License-Identifier: CC0-1.0
2012-05-08 23:41:42 +02:00
2024-10-08 01:14:41 +02:00
module t (/*AUTOARG*/);
2012-05-08 23:41:42 +02:00
// Note that if we declare "wire [0:0] b", this works just fine.
wire a;
wire b;
assign b = 1'b0;
assign a = b[0]; // IEEE illegal can't extract scalar
endmodule