2024-09-08 19:00:03 +02:00
|
|
|
#!/usr/bin/env python3
|
2006-08-26 13:35:28 +02:00
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
|
#
|
2026-01-27 02:24:34 +01:00
|
|
|
# This program is free software; you can redistribute it and/or modify it
|
|
|
|
|
# under the terms of either the GNU Lesser General Public License Version 3
|
|
|
|
|
# or the Perl Artistic License Version 2.0.
|
|
|
|
|
# SPDX-FileCopyrightText: 2024 Wilson Snyder
|
2020-03-21 16:24:24 +01:00
|
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
2006-08-26 13:35:28 +02:00
|
|
|
|
2024-09-08 19:00:03 +02:00
|
|
|
import vltest_bootstrap
|
2018-05-08 02:42:28 +02:00
|
|
|
|
2024-09-08 19:00:03 +02:00
|
|
|
test.scenarios('simulator')
|
2006-08-26 13:35:28 +02:00
|
|
|
|
2026-01-06 13:15:33 +01:00
|
|
|
test.compile(verilator_flags2=["--binary", "--unroll-stmts", "0"])
|
2006-08-26 13:35:28 +02:00
|
|
|
|
2026-01-06 13:15:33 +01:00
|
|
|
test.execute()
|
2024-09-08 19:00:03 +02:00
|
|
|
|
|
|
|
|
test.passes()
|