verilator/docs/gen/ex_SIMILARNAME_faulty.rst

.. comment: generated by t_lint_similarname_bad
.. code-block:: sv
   :linenos:

     reg i;
     wire I;