verilator/test_regress/t/t_debug_emitv.py

23 lines
765 B
Python
Raw Normal View History

2024-09-08 19:00:03 +02:00
#!/usr/bin/env python3
2020-09-19 16:30:31 +02:00
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
2024-09-08 19:00:03 +02:00
# Copyright 2024 by Wilson Snyder. This program is free software; you
2020-09-19 16:30:31 +02:00
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
2024-09-08 19:00:03 +02:00
import vltest_bootstrap
2020-09-19 16:30:31 +02:00
2024-09-08 19:00:03 +02:00
test.scenarios('vlt')
2020-09-19 16:30:31 +02:00
2024-09-08 19:00:03 +02:00
test.lint(
2020-09-19 16:30:31 +02:00
# We also have dump-tree turned on, so hit a lot of AstNode*::dump() functions
# Likewise XML
2024-09-08 19:00:03 +02:00
v_flags=["--lint-only --dumpi-tree 9 --dumpi-V3EmitV 9 --debug-emitv"])
2020-09-19 16:30:31 +02:00
2024-09-08 19:00:03 +02:00
test.files_identical(test.glob_one(test.obj_dir + "/" + test.vm_prefix + "_*_width.tree.v"),
test.golden_filename)
test.passes()