11 lines
332 B
Plaintext
11 lines
332 B
Plaintext
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2010 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
`verilator_config
|
||
|
|
|
||
|
|
lint_off -rule BADRULENAME -file "t/t_vlt_warn.v"
|
||
|
|
lint_on -rule BADRULENAME -file "t/t_vlt_warn.v"
|