2017-10-10 03:08:50 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2020-03-21 16:24:24 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
|
|
|
// any use, without warranty, 2017 by Wilson Snyder.
|
|
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
2017-10-10 03:08:50 +02:00
|
|
|
|
|
|
|
|
Inside `__FILE__.
|
|
|
|
|
|
|
|
|
|
`include "t_preproc_persist_inc.v"
|