2006-09-01 16:05:20 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
|
|
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
2007-01-02 23:06:40 +01:00
|
|
|
// without warranty, 2003-2007 by Wilson Snyder.
|
2006-09-01 16:05:20 +02:00
|
|
|
|
|
|
|
|
module t;
|
|
|
|
|
initial begin
|
|
|
|
|
$write("*-* All Finished *-*\n");
|
|
|
|
|
$finish;
|
|
|
|
|
end
|
|
|
|
|
endmodule
|