Files
sv2v/test/write/two.sv
T
2021-02-03 09:30:30 -05:00

4 lines
35 B
Systemverilog

module two;
logic x;
endmodule