mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-08 12:53:12 +02:00
3 lines
67 B
Verilog
3 lines
67 B
Verilog
// Reference file is already plain Verilog
|
|
`include "else_prec.sv"
|