sv2v/test/lex/no_newline.v

7 lines
102 B
Verilog

`include "no_newline.vh"
module top;
`ifdef A
initial $display("A is defined!");
`endif
endmodule