sv2v/test/lex/number.v

2 lines
21 B
Verilog