sv2v/test/define/main.v

4 lines
50 B
Verilog

module top;
initial $display("Hi");
endmodule