sv2v/test/core/time.v

4 lines
54 B
Verilog

module top;
initial $display("Hello!");
endmodule