sv2v/test/core/struct_hier_nocast.v

8 lines
140 B
Verilog

module top;
initial begin
$display("%b", 32'd1);
$display("%b", 8'd2);
$display("%b", 16'd3);
end
endmodule