sv2v/test/core/package_self_reference.v

5 lines
73 B
Verilog

module top;
localparam Foo = 1;
initial $display(Foo);
endmodule