sv2v/test/core/package_param.v

7 lines
141 B
Verilog

module Example;
localparam X = 1;
localparam Y = 2;
parameter Z = X * 7;
initial $display("%0d %0d %0d", X, Y, Z);
endmodule