sv2v/test/core/package_export_wildcard.v

7 lines
119 B
Verilog

module top;
localparam X = 1;
localparam Y = 2;
localparam Z = 3;
initial $display(X, Y, Z);
endmodule