sv2v/test/core/package_export_nothing.v

5 lines
73 B
Verilog

module top;
localparam Bar = 2;
initial $display(Bar);
endmodule