sv2v/test/core/package_enum_4.v

8 lines
156 B
Verilog

module top;
localparam X = 1;
localparam Y = 2;
localparam A = X;
localparam B = Y;
initial $display("%0d %0d %0d", X, A, B);
endmodule