sv2v/test/core/package_enum_2.v

7 lines
155 B
Verilog

module top;
localparam [2:0] foo_pkg_AccessAck = 3'd0;
wire [2:0] test;
assign test = foo_pkg_AccessAck;
initial $display(test);
endmodule