luke
/
sv2v
mirror of https://github.com/zachjs/sv2v.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
sv2v/test/core/package_constrain_tb.v

4 lines
47 B
Verilog
Raw Blame History

module top;
Example e(5'b00000);
endmodule
Reference in New Issue View Git Blame Copy Permalink