sv2v/test/core/header_import.v

7 lines
100 B
Verilog

module top;
localparam P_FOO = 10;
initial begin
$display(P_FOO);
end
endmodule