sv2v/test/core/class_ident.v

5 lines
70 B
Verilog

module top;
localparam X = 10;
initial $display(X);
endmodule