sv2v/test/core/cast_struct_nested.v

11 lines
180 B
Verilog

module top;
reg [3:0] t;
initial begin : blk
reg [4:0] x;
t = 1'sb1;
x = t;
$display("%b", t);
$display("%b", x);
end
endmodule