sv2v/test/warning/module_dupe_2.sv

4 lines
35 B
Systemverilog

module top;
logic y;
endmodule