sv2v/test/error/highz0_highz1.sv

4 lines
51 B
Systemverilog

module top;
wire (highz0, highz1) x;
endmodule