sv2v/test/write/one.sv

4 lines
35 B
Systemverilog

module one;
logic x;
endmodule