sv2v/test/nosim/do_while.sv

6 lines
76 B
Systemverilog

module top;
initial do
$display("hi");
while (0);
endmodule