sv2v/test/error/undefined_macro.sv

5 lines
72 B
Systemverilog

// pattern: Undefined macro: SOMETHING
`SOMETHING
module top;
endmodule