sv2v/test/error/struct_logic_part_select.sv

8 lines
171 B
Systemverilog

// pattern: illegal access to range \[0\+:1\] of s\.x, which has type logic
module top;
struct packed {
logic x;
} s;
initial s.x[0+:1] = 1;
endmodule