sv2v/test/error/struct_logic_bit.sv

8 lines
158 B
Systemverilog

// pattern: illegal access to bit 0 of s\.x, which has type logic
module top;
struct packed {
logic x;
} s;
initial s.x[0] = 1;
endmodule