sv2v/test/error/port_redeclare.sv

6 lines
152 B
Systemverilog

// pattern: declarations `output logic a` and `logic a` are incompatible due to redeclaration
module top(a);
output logic a;
logic a;
endmodule