sv2v/test/error/port_list_incomplete.sv

4 lines
105 B
Systemverilog

// pattern: port_list_incomplete\.sv:2:17: Parse error: expected identifier
module top(input);
endmodule