sv2v/test/error/instantiation_missing_ports.sv

5 lines
142 B
Systemverilog

// pattern: instantiation_missing_ports\.sv:3:14: Parse error: expected port connections before ','
module top;
example a, c();
endmodule