sv2v/test/error/end_label_gen_block_wrong.sv

7 lines
130 B
Systemverilog

// pattern: element "yes" has mismatched end label "no"
module top;
if (1) begin : yes
wire x;
end : no
endmodule