sv2v/test/error/end_label_gen_block_only.sv

7 lines
110 B
Systemverilog

// pattern: block has only end label "no"
module top;
if (1) begin
wire x;
end : no
endmodule