sv2v/test/error/decl_delay_asgn_package.sv

8 lines
182 B
Systemverilog

// pattern: decl_delay_asgn_package\.sv:3:13: Parse error: unexpected timing modifier in declaration
package P;
logic x = #1 1;
endpackage
module top;
import P::*;
endmodule