sv2v/test/core/unbound_port.v

3 lines
41 B
Verilog

`define TRAIL
`include "unbound_port.sv"