sv2v/test/core/package_ident.v

8 lines
171 B
Verilog

module top;
localparam X = $clog2(100);
localparam Y = X + 1;
localparam Z = Y + 1;
localparam V = Y + 1;
initial $display("%0d %0d", V, X);
endmodule