sv2v/test/core/cast_top_item.v

3 lines
40 B
Verilog

`define REF
`include "cast_top_item.sv"