sv2v/test/error/undefined_macro.sv

4 lines
33 B
Systemverilog

`SOMETHING
module top;
endmodule